VERILOG BASED AMBA AXI PROTO COL

Authors

  • KARANAMJAYASREE Author
  • DR.P.AMMIREDDY Author

Keywords:

WRITEANDREADTRANSACTIONS, AXIPROTOCOL VERIFICATIONIP, BUSUTILIZATION, ANDC OVERAGEMODEANALYSIS.

Abstract

Thispapermainlyfocusesonverifying the important features of
advancedextensibleinterface(AXI).Verifyingthememory transactions of AX I includes
theverificationofallthefivechannelswriteaddress,writedata,writeresponse,readaddressandreaddata.I
nthisworkaVerificationIntellectualPropertycores(VIP)based methodology is used to carry out
theverification Process. In the VIP design
theentiretestenvironmentismodeledusingsystemverilogandtheread,writetransactionsfromthesamea
nddifferentmemory locations has been verified with thequantitativevaluesofBusyCount,ValidCount
and its Bus Utilization. Verifying theSystem connectivity during write and
readcyclesisalsooneofthefundamentalfeaturesverifiedin this paper.

Downloads

Published

2021-08-16

Issue

Vol. 17 No. 1 (2021): Volume 17 Issue 1 2021

Section

Articles

License

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

How to Cite

VERILOG BASED AMBA AXI PROTO COL. (2021). International Journal of Life Sciences Biotechnology and Pharma Sciences, 17(1), 17-25. https://ijlbps.net/index.php/ijlbps/article/view/105